
2002 Microchip Technology Inc.
Preliminary
DS30485A-page 245
PIC18FXX39
RRNCF
Rotate Right f (no carry)
Syntax:
[ label ] RRNCF f [,d [,a]
Operands:
0
≤ f ≤ 255
d
∈ [0,1]
a
∈ [0,1]
Operation:
(f<n>)
→ dest<n-1>,
(f<0>)
→ dest<7>
Status Affected:
N, Z
Encoding:
0100
00da
ffff
Description:
The contents of register 'f' are
rotated one bit to the right. If 'd' is 0,
the result is placed in W. If 'd' is 1,
the result is placed back in register
'f' (default). If ‘a’ is 0, the Access
Bank will be selected, overriding
the BSR value. If ‘a’ is 1, then the
bank will be selected as per the
BSR value (default).
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register 'f'
Process
Data
Write to
destination
Example 1:
RRNCF
REG, 1, 0
Before Instruction
REG
=
1101 0111
After Instruction
REG
=
1110 1011
Example 2:
RRNCF
REG, 0, 0
Before Instruction
W=
?
REG
=
1101 0111
After Instruction
W=
1110 1011
REG
=
1101 0111
register f
SETF
Set f
Syntax:
[ label ] SETF f [,a]
Operands:
0
≤ f ≤ 255
a
∈ [0,1]
Operation:
FFh
→ f
Status Affected:
None
Encoding:
0110
100a
ffff
Description:
The contents of the specified regis-
ter are set to FFh. If ‘a’ is 0, the
Access Bank will be selected, over-
riding the BSR value. If ‘a’ is 1, then
the bank will be selected as per the
BSR value (default).
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register 'f'
Process
Data
Write
register 'f'
Example:
SETF
REG,1
Before Instruction
REG
=
0x5A
After Instruction
REG
=
0xFF